A Method of Hardware Implementation of Membrane Computing Architectures for Mobile Robot Control
Закрыть
Articolul precedent
Articolul urmator
301 0
SM ISO690:2012
ABABII, Victor, SUDACEVSCHI, Viorica, CĂRBUNE, Viorel, MUNTEANU, Silvia, ALEXEI, Victoria, LASCO, Victor. A Method of Hardware Implementation of Membrane Computing Architectures for Mobile Robot Control. In: Conference on Development and Application Systems: DAS 2022, 26-28 mai 2022, Suceava. New Jersey, SUA: Institute of Electrical and Electronics Engineers Inc., 2022, Ediţia a XVI-a, pp. 52-56. ISBN 978-166548162-5. DOI: https://doi.org/10.1109/DAS54948.2022.9786079
EXPORT metadate:
Google Scholar
Crossref
CERIF

DataCite
Dublin Core
Conference on Development and Application Systems
Ediţia a XVI-a, 2022
Conferința "16th International Conference on Development and Application Systems"
Suceava, Romania, 26-28 mai 2022

A Method of Hardware Implementation of Membrane Computing Architectures for Mobile Robot Control

DOI:https://doi.org/10.1109/DAS54948.2022.9786079

Pag. 52-56

Ababii Victor, Sudacevschi Viorica, Cărbune Viorel, Munteanu Silvia, Alexei Victoria, Lasco Victor
 
Technical University of Moldova
 
 
Disponibil în IBN: 10 iulie 2022


Rezumat

This paper proposes a method of hardware implementation of the membrane computing architecture for the control of a mobile robot. The basic idea is to use in the development of control systems the models of functional description of living cells, which should ensure a process of design, modeling and implementation based on cognitive models. The implementation algorithm presents a sequence of operations involving: functional development and modeling of Computing Cells, development and modeling of the topology of the membrane computing system (P-System), their implementation in hardware description languages (AHDL), and configuration of the FPGA circuit for realization of the control system. For validation and analysis of the performance of the Computing Cells, Petri Net models are used, which ensure the identification of the concurrent processes while maintaining a maximum parallelism. Functional testing of membrane computing models was performed based on the Quartus II development environment, the AHDL hardware description language, and the Altera DE0 Board. 

Cuvinte-cheie
DE0, FPGA, hardware implementation, HDL, Membrane computing, mobile robot control