| Conţinutul numărului revistei |
| Articolul precedent |
| Articolul urmator |
 |
 615 10 |
| Ultima descărcare din IBN: 2023-05-24 13:20 |
| Căutarea după subiecte similare conform CZU |
| 621.3.049.77 (16) |
| Electrotehnică (1152) |
 SM ISO690:2012BĂJENESCU, Titu-Marius. 3D Micropackaging of integrated circuits. In: Journal of Engineering Sciences, 2020, vol. 27, nr. 1, pp. 28-35. ISSN 2587-3474. DOI: https://doi.org/10.5281/zenodo.3713360 |
| EXPORT metadate: Google Scholar Crossref CERIF DataCite Dublin Core |
| Journal of Engineering Sciences | ||||||
| Volumul 27, Numărul 1 / 2020 / ISSN 2587-3474 /ISSNe 2587-3482 | ||||||
|
||||||
| DOI:https://doi.org/10.5281/zenodo.3713360 | ||||||
| CZU: 621.3.049.77 | ||||||
| Pag. 28-35 | ||||||
|
||||||
 Descarcă PDF |
||||||
| Rezumat | ||||||
A major paradigm change, from 2D IC to 3D IC, is occurring in microelectronic industry. Joule heating is serious in 3D IC, and vertical interconnect is the critical element to be developed. Also, reliability concerns will be extremely important: electromigration and stress-migration. This paper presents some actual problems and reliability challenges in 3D IC packaging technology. It shows how different architectures have evolved to meet the specific needs of different markets: Multi Chip Module (MCP); Multipackage module (MPM); Embedded SIP modules; SIP package-on-package (PoP) modules; EMIB (Embedded Multi-die Interconnect Bridge); Silicon-based SIP-Module; 3D-TSV stacked module; SIP variants with combinations of wideband and flip-chip interconnects. Causes of blockages and failure mechanisms, as well as problems with predictive reliability, which will need to be developed in the coming years, are analysed. |
||||||
| Cuvinte-cheie prototypage virtuel, Moore's Law, analyse des compromis, reliability, prototipaj virtual, legea Moore, analiza de compromis, fiabilitate |
||||||
|
Cerif XML Export
<?xml version='1.0' encoding='utf-8'?> <CERIF xmlns='urn:xmlns:org:eurocris:cerif-1.5-1' xsi:schemaLocation='urn:xmlns:org:eurocris:cerif-1.5-1 http://www.eurocris.org/Uploads/Web%20pages/CERIF-1.5/CERIF_1.5_1.xsd' xmlns:xsi='http://www.w3.org/2001/XMLSchema-instance' release='1.5' date='2012-10-07' sourceDatabase='Output Profile'> <cfResPubl> <cfResPublId>ibn-ResPubl-99814</cfResPublId> <cfResPublDate>2020-03-31</cfResPublDate> <cfIssue>1</cfIssue> <cfStartPage>28</cfStartPage> <cfISSN>2587-3474</cfISSN> <cfURI>https://ibn.idsi.md/ro/vizualizare_articol/99814</cfURI> <cfTitle cfLangCode='EN' cfTrans='o'>3D Micropackaging of integrated circuits</cfTitle> <cfKeyw cfLangCode='EN' cfTrans='o'>prototypage virtuel; Moore's Law; analyse des compromis; reliability; prototipaj virtual; legea Moore; analiza de compromis; fiabilitate</cfKeyw> <cfAbstr cfLangCode='EN' cfTrans='o'><p>A major paradigm change, from 2D IC to 3D IC, is occurring in microelectronic industry. Joule heating is serious in 3D IC, and vertical interconnect is the critical element to be developed. Also, reliability concerns will be extremely important: electromigration and stress-migration. This paper presents some actual problems and reliability challenges in 3D IC packaging technology. It shows how different architectures have evolved to meet the specific needs of different markets: Multi Chip Module (MCP); Multipackage module (MPM); Embedded SIP modules; SIP package-on-package (PoP) modules; EMIB (Embedded Multi-die Interconnect Bridge); Silicon-based SIP-Module; 3D-TSV stacked module; SIP variants with combinations of wideband and flip-chip interconnects. Causes of blockages and failure mechanisms, as well as problems with predictive reliability, which will need to be developed in the coming years, are analysed.</p></cfAbstr> <cfAbstr cfLangCode='RO' cfTrans='o'><p>O modificare majoră de paradigmă, de la 2D IC la 3D IC, se produce în industria microelectronică. Încălzirea Joule este gravă în 3D IC, iar interconectarea verticală este elementul critic care trebuie dezvoltat. De asemenea, preocupările privind fiabilitatea vor fi extrem de importante: electromigrare și migrare la stres. Această lucrare prezintă unele probleme reale și provocări de fiabilitate în tehnologia de ambalare 3D IC. Este aratat cum au evoluat diferite arhitecturi pentru a satisface nevoile specifice pentru diferite pieţe. Este prezentat modul în care diferite arhitecturi au evoluat pentru a răspunde nevoilor specifice ale pieţei: Multi Chip Module (MCP); Modul multipackage (MPM); Module SIP încorporate; Module SIP package-on-package (PoP); EMIB (podul de interconectare multi-die încorporat); Modul SIP bazat pe silicon; Modul stivuit 3D-TSV; Variante SIP cu combinaţii de interconectări cu bandă largă și flip-chip. Sunt analizate cauzele blocajelor si mecanismele de eșec, precum si probleme legate de fiabilitatea predictivă, care va trebui să fie dezvoltată în anii următori.</p></cfAbstr> <cfResPubl_Class> <cfClassId>eda2d9e9-34c5-11e1-b86c-0800200c9a66</cfClassId> <cfClassSchemeId>759af938-34ae-11e1-b86c-0800200c9a66</cfClassSchemeId> <cfStartDate>2020-03-31T24:00:00</cfStartDate> </cfResPubl_Class> <cfResPubl_Class> <cfClassId>e601872f-4b7e-4d88-929f-7df027b226c9</cfClassId> <cfClassSchemeId>40e90e2f-446d-460a-98e5-5dce57550c48</cfClassSchemeId> <cfStartDate>2020-03-31T24:00:00</cfStartDate> </cfResPubl_Class> <cfPers_ResPubl> <cfPersId>ibn-person-38516</cfPersId> <cfClassId>49815870-1cfe-11e1-8bc2-0800200c9a66</cfClassId> <cfClassSchemeId>b7135ad0-1d00-11e1-8bc2-0800200c9a66</cfClassSchemeId> <cfStartDate>2020-03-31T24:00:00</cfStartDate> </cfPers_ResPubl> <cfFedId> <cfFedIdId>ibn-doi-99814</cfFedIdId> <cfFedId>10.5281/zenodo.3713360</cfFedId> <cfStartDate>2020-03-31T24:00:00</cfStartDate> <cfFedId_Class> <cfClassId>31d222b4-11e0-434b-b5ae-088119c51189</cfClassId> <cfClassSchemeId>bccb3266-689d-4740-a039-c96594b4d916</cfClassSchemeId> </cfFedId_Class> <cfFedId_Srv> <cfSrvId>5123451</cfSrvId> <cfClassId>eda2b2e2-34c5-11e1-b86c-0800200c9a66</cfClassId> <cfClassSchemeId>5a270628-f593-4ff4-a44a-95660c76e182</cfClassSchemeId> </cfFedId_Srv> </cfFedId> </cfResPubl> <cfPers> <cfPersId>ibn-Pers-38516</cfPersId> <cfPersName_Pers> <cfPersNameId>ibn-PersName-38516-3</cfPersNameId> <cfClassId>55f90543-d631-42eb-8d47-d8d9266cbb26</cfClassId> <cfClassSchemeId>7375609d-cfa6-45ce-a803-75de69abe21f</cfClassSchemeId> <cfStartDate>2020-03-31T24:00:00</cfStartDate> <cfFamilyNames>Băjenescu</cfFamilyNames> <cfFirstNames>Titu-Marius</cfFirstNames> </cfPersName_Pers> </cfPers> <cfSrv> <cfSrvId>5123451</cfSrvId> <cfName cfLangCode='en' cfTrans='o'>CrossRef DOI prefix service</cfName> <cfDescr cfLangCode='en' cfTrans='o'>The service of issuing DOI prefixes to publishers</cfDescr> <cfKeyw cfLangCode='en' cfTrans='o'>persistent identifier; Digital Object Identifier</cfKeyw> </cfSrv> </CERIF>
|
|
|
