Articolul precedent |
Articolul urmator |
551 5 |
Ultima descărcare din IBN: 2022-10-25 10:25 |
SM ISO690:2012 GRIŢCOV, Sergiu, SOROCHIN, Gherman, ŞESTACOVA, Tatiana. Pseudo-ring testing of the FPGA memory using software Nios processor. In: Telecommunications, Electronics and Informatics, Ed. 6, 24-27 mai 2018, Chișinău. Chișinău, Republica Moldova: 2018, Ed. 6, pp. 328-331. ISBN 978-9975-45-540-4. |
EXPORT metadate: Google Scholar Crossref CERIF DataCite Dublin Core |
Telecommunications, Electronics and Informatics Ed. 6, 2018 |
|||||
Conferința "Telecommunications, Electronics and Informatics" 6, Chișinău, Moldova, 24-27 mai 2018 | |||||
|
|||||
Pag. 328-331 | |||||
|
|||||
Descarcă PDF | |||||
Rezumat | |||||
In this paper we review FPGA of the Altera company and we present an example of a ‘software’ microcontroller based on Nios processor creating. Also an algorithm for memory self-testing was developed and implemented on C language. This algorithm provides self-testing of the Nios and FPGA memory. Also this algorithm is based on pseudo-ring testing methods, which allow to significantly reduce hardware resources for self-realization. |
|||||
Cuvinte-cheie Field Programmable Gate Array (FPGA), Nios, self-testing, psedo-ring method |
|||||
|